

FIG.1 PRIOR ART




FIG.2A

i-3 MODES	0 DATA REGISTER	1 ADDRESS REGISTER	0 ADDRESS REGISTER INDIRECT	1 POST—INCREMENT	0 PRE-DECREMENT	1 DISPLACED ADDRESS REGISTER INDIRECT	0 DISPLACED PROGRAM COUNTER RELATIVE	1 ABSOLUTE ADDRESS
BITS 5-3	0 0 0	-	0		0 0	-	0	-
15	0	0	₩-	-	0	0	<b>→</b>	-
. <del>.</del>	0	0	0	0	1	1	1	-

FIG. 2B

PURGE CODE 0 FIG.3A 0100111001111000 0 15

Purge designation	RESERVED	DATA SYSTEM MEMORY	INSTRUCTION SYSTEM MEMORY	ALL PURGE	X ··· DON'T CARE
	X	1 0 0 0 0 0 0	0	1	
	×	0	0	-	
ш	×	0	0	-	
9	×	0	0	-	
स्र	×	0	0	-	
PURGE CODE	<b>×</b>	0	0 0 0 0 0 0 0	11111	
	0	-	0	-	
	X X X X X X 0 0	0	-	-	

G.3B




FIG.4





FIG.5









FIG./



F16.8





**FIG.10** 





FIG 12



NO.	ADDRESS MODES	PROCESS
NO.1	ADDRESS REGISTER INDIRECT	FETCH
NO.2	ADDRESS REGISTER INDIRECT	FETCH
NO.3	DATA REGISTER	ADD
NO.4	ADDRESS REGISTER	STORE
NO.5	ADDRESS REGISTER	JUMP TO NO.10
NO.6		
NO.7		
NO.8		
NO.9		
NO.10	DATA REGISTER	· ADD
NO.11		

·

FIG. 13




FIG. 14B